10 clock-periods parallel implementation of AES-128 Encryption-Decryption Algorithm up to 28 Gbit/s real throughput by Xilinx Zynq UltraScale+ ZCU102 SoC